We take cryptocurrency — so the coins you hold can buy real hardware.Pay in crypto, spend it on real hardware. Free insured shipping worldwide over $399. Plain, unbranded boxes, sent from Germany.Free insured shipping over $399. Your rate is locked for 30 minutes once checkout opens.Rate locked 30 minutes. Every item sealed, serial-checked and covered by a 24-month warranty.Sealed, 24-month warranty.

Saved items Sign in
Small square black TQFP-100 chip with silver pins

YINGHUA

YINGHUA XC95144XL-10TQG100C CPLD semiconductor

SKU CH-AZ55-VZYCW

Complex programmable logic device in a 100-pin TQFP package with a 10 ns speed grade

  • Product typeICs Semicoductors
  • High-density logic with 95144 macrocells
  • 10 ns pin-to-pin speed for fast control paths
  • 100-pin TQFP package fits dense board layouts
  • New CPLD device ready for immediate design integration

YINGHUA XC95144XL CPLD for logic design

This new complex programmable logic device comes in a TQFP-100 package. It provides 95144 logic cells for custom digital circuits. Engineers and hobbyists use it for glue logic, state machines and interface bridging in embedded systems. The 10 ns speed grade suits timing-critical paths.

TQFP-100 package enables direct PCB mounting

The 100-pin thin quad flat pack allows surface-mount assembly without a socket. This reduces board height and simplifies automated soldering. Pin spacing supports standard design rules for multi-layer boards. No bundled software or accessories are included with the device.

How it compares

Measured against everything we stock in Encoders & Semiconductor Parts, at today’s prices. Recalculated every night.

Price $62.99
Pricier than about 72% of the 1,027 comparable items (median $34.99).

Specifications

Product
Product typeICs Semicoductors

Questions about this item

Will the TQFP-100 package need re-soldering after repeated thermal cycles?

The TQFP-100 surface-mount package is designed for standard reflow assembly; no periodic re-soldering is required unless the board suffers physical damage or extreme overheating beyond normal operating limits.

At what point does the 10 ns propagation delay become the bottleneck in a high-speed design?

The 10 ns pin-to-pin delay sets the maximum combinational path speed; once your clock period approaches this figure, timing closure depends on reducing logic depth rather than device capability.

More in Encoders & Semiconductor Parts

Similar items