We take cryptocurrency — so the coins you hold can buy real hardware.Pay in crypto, spend it on real hardware. Free insured shipping worldwide over $399. Plain, unbranded boxes, sent from Germany.Free insured shipping over $399. Your rate is locked for 30 minutes once checkout opens.Rate locked 30 minutes. Every item sealed, serial-checked and covered by a 24-month warranty.Sealed, 24-month warranty.

Saved items Sign in
Two green circuit boards with gold edge connectors and black chips, no heat spreaders

OWC

OWC 32GB (2x16GB) DDR4 2933 PC4-23400 CL21 1Rx4 288-pin 1.2V ECC Registered RDIMM memory upgrade

SKU CH-337T-KM60M

Two 16 GB DDR4 2933 ECC registered DIMMs for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5 and C480 M5 servers

  • Total capacity32 GB (2 × 16 GB)
  • Rated speedDDR4 2933 (PC4 23400)
  • CAS latencyCL21
  • Rated voltage1.2 V
  • Buffer typeRegistered
  • Memory rank1Rx4

Capacity 32GB (2 x 16GB)

Show 2 more
  • ECC registered design protects data integrity in critical workloads
  • 32 GB kit (2 x 16 GB) doubles capacity for virtualisation and databases
  • DDR4 2933 MHz CL21 delivers high throughput at 1.2 V
  • Validated for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5, C480 M5
  • Backward compatible with 2133, 2400 and 2666 MHz systems

Compatible Cisco UCS servers

This 32 GB kit contains two 16 GB DDR4 2933 ECC registered DIMMs built for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5 and C480 M5 systems. It replaces Cisco part numbers HXMRX16G1RTH and UCSMRX16G1RTH. Standard desktop motherboards cannot use registered ECC modules, so this kit is not for consumer PCs.

Thermals and power

Each module runs at 1.2 V without a heat spreader, relying on server chassis airflow for cooling. Registered buffering adds minimal electrical load, and the CL21 latency at 2933 MT/s keeps power draw low during typical workloads. Backward compatibility with 2133, 2400 and 2666 MT/s lets the kit run cooler in slower configurations.

What the kit changes

Installing matched 1Rx4 pairs enables dual-channel operation and full ECC error correction for data integrity. The registered design prevents signal loading on the memory bus when populating multiple slots. JEDEC and RoHS compliance ensures the upgrade is warranty-safe for supported Cisco platforms.

How it compares

Measured against everything we stock in Model-Specific Memory Upgrades, at today’s prices. Recalculated every night.

Price $195.99
Cheaper than about 59% of the 21,161 comparable items (median $397.99).
Total capacity 32 GB (2 × 16 GB)
Typical for this category: the median of 20,941 items is 32 GB.
Price per GB $6.12 per GB
Cheaper than about 64% of the 20,941 comparable items (median $8.19 per GB).

New to this? Buying memory and SSDs with crypto — what to check, what it costs to pay, and what is never asked for.

Specifications

Product
Brand nameOWC
Part number2R9D41R4032P
Total capacity32 GB (2 × 16 GB)
Product type288-Pin DDR4 ECC RDIMM
Performance
Rated speedDDR4 2933 (PC4 23400)
Memory
CAS latencyCL21
ECC supportYes
Buffer typeRegistered
Memory rank1Rx4
Heat spreaderNo
Power
Rated voltage1.2 V
Compatibility
Compatible systemsCisco UCS B200 M5
Cisco UCS B480 M5
Cisco UCS C220 M5
Cisco UCS C240 M5
Cisco UCS C480 M5

Other versions of this model

5 more in the same range

Questions about this item

How do I install the 288-pin ECC Registered DIMMs in a Cisco UCS C220 M5 without mixing them with unbuffered modules?

Power down the server, open the chassis, locate the DDR4 slots, and insert each 16 GB module firmly until the retention clips click; the registered design and 1.2 V operation mean they must not share a channel with unbuffered or load-reduced DIMMs.

What maintenance or replacement will the 1Rx4 registered modules need over their service life?

No routine maintenance is required; the modules carry a limited lifetime warranty with advanced replacement, so a failed stick is swapped rather than repaired.

At what point does the CL21 latency at 2933 MT/s become the limiting factor during sustained workloads?

The CAS 21 timing at 2933 MT/s sets the baseline access latency; under continuous heavy traffic the memory controller waits for each column strobe, making latency the first bottleneck before bandwidth saturates.

More in Model-Specific Memory Upgrades

Similar items